AI Acceleration Drives Architectures to Focus on Memory Solutions

Al and the Evolution of Industrial Systems

Decades ago, an industry evolution was birthed by the application of statistical analysis, model generation, and digital/analog control systems. In the next few years, there will be yet another leap forward in industrial systems; this time, the leap will likely have several magnitudes greater impact than previous stages of industrial systems.

Myth: Faster compute will solve all AI bottleneck problems

Fact: Solutions must be architected with memory and storage in mind

The AI revolution isn't only a natural step forward in industrial systems, it is a necessary solution to an unexpected bottleneck

in the emergence of the data economy: the inability to store volumes of data and timely process it to create intelligence to execute decisions. This stems from the growing abundance of data being captured and collected.

Where previous industrial systems relied on experts for every level of decision making and depended on advancements in data processing speeds and bandwidth, the innate parallelism of future AI architectures will place a greater burden on the design and performance of memory and storage than ever before. Keeping pace with these new requirements—for both sensors and AI systems used from the edge to the data center—will drive competitiveness in the data economy.

This progression has become a challenge for solutions providers as AI and machine learning technologies continue to morph, disrupting expectations of their requirements and use cases. Therefore, it is becoming critical for memory and storage hardware to be designed with AI in mind to account for these shifting requirements and enable the future of intelligent systems.

This white paper discusses the value and constraints of modern and next-generation AI. It's urgent to discuss how memory and storage systems can enable enhanced AI performance necessary for scaling the growth of the new data economy.

AI/Machine Learning: Value and Constraints

Currently, the abundance of data is an untapped resource, one in which AI systems could more efficiently tap than today's data processing systems. Data is being acquired in larger amounts, with faster speeds, at lower latencies, and at higher resolutions than ever before. AI and machine learning algorithms can be trained and learned from real data sets, as opposed to the last generation's theory and approximation approach to handling complex systems.

The new capabilities of AI systems remove the need for lengthy analysis and development time by a large pool of highly trained experts, instead enabling an organic learning system that improves through experience. Moreover, AI systems can be designed to make decisions rapidly based on real-time data and can find connections amongst vast amounts of seemingly unrelated information.




A MICRON WHITE PAPER

Given the sheer enormity of the information being generated and the need for data processing at every level, distributing AI systems with a wide range of requirements and capabilities is the only likely solution to handle the diversity of information in the modern world. Hence, it will become necessary to employ AI at the edge to process and determine the value of data before either sending the pre-processed information to the cloud or sending the raw data to a larger and more capable cloud AI for further processing and storage. At the edge, latency is key, whereas in the cloud, it will be more dependent on parallelism, mass storage, and processing large amounts of data.

In these new use cases for AI, memory and storage play an even more critical role than previous generations of data processing technologies. Past data processing focus has been geared toward high-throughput CPUs, as they were the bottleneck for earlier generation data processing. With AI systems, the speed and bandwidth of memory, along with the speed and volume of data storage, have become the limiting factors in leveraging AI and enabling more complex machine learning algorithms and intelligent systems.

"How important is it that you upgrade or rearchitect your memory and storage in order to meet your goals for AI/ML training in the future?"



Base: 200 IT and business professionals that manage architecture or strategy for complex data sets at large enterprises in the US and China

Source: A commissioned study conducted by Forrester Consulting on behalf of Micron, August 2018

Figure 1: Importance of memory and storage in AI/ML training

Solution: Memory and Storage Enable AI

The diversity and evolving applications of AI are driving memory and storage requirements in a variety of ways; specifically, at the AI training phase, processing at the edge, and for AI implementations in the cloud. Key memory performance factors include bandwidth, density, latency, power, and cost. Each AI application will require a balance of these factors, also determined by the type of memory or storage being used.

Training AI requires a large amount of storage with fast read throughput. Faster storage read throughput enables improved training time, and higher storage density allows for larger training data sets to be used. These ultimately impact the accuracy and effectiveness of an AI system. Additionally, high bandwidth memory with high density is also an enabling factor for improving training time and enabling larger models to be used during training for higher precision computations and greater AI accuracy. The benefit of using larger datasets for training and the abundance of data, enhanced storage and memory density, along with throughput, directly relates to the fidelity of an AI's performance and its ability make decisions in nuanced scenarios.



A MICRON WHITE PAPER

On the other hand, the requirements for AI inference, and where the AI is in the information/decision hierarchy, place a different requirement on memory and storage. For real-time applications, such as autonomous vehicles, communications, security, and other edge applications, power and latency become more important than bandwidth and throughput. Battery powered, and mobile devices have limited size and power to support powerful memory and storage. Moreover, not as much or as high performing storage is needed at the edge as compared to the cloud or for AI training.

For distributed AI applications at the edge, cost versus performance is a trade-off that also must be made. Higher cost and performance memory may not be viable for mass market AI applications. Conversely, cloud AI and critical infrastructure AI will likely warrant a higher cost and higher performance memory and storage.

As the AI landscape matures, there will be opportunities to optimize memory and storage solutions. From datacenter and cloud to smart edge and intelligent endpoint devices, the industry




Myth: Al workloads are focused only in the datacenter and cloud


Fact: Al is happening everywhere, from the datacenter to the edge to the endpoint, where the growth at the edge is seeing the largest ramp

Myth: All memory and storage are equal

Fact: Micron has the portfolio and expertise to help customers optimize AI solutions

will experience a transformation in how AI resources are deployed. The concept of "data gravity" will pull AI computing that is typically done in the datacenter into the edge, closer to where data is collected. In Figure 2 below, Micron sees varying memory and storage requirements depending on where you are in the landscape and the AI task being performed.







Advancing Memory Architectures Provide Opportunities for AI

Currently, there is an evolution of memory architectures, each with their own place serving future AI applications.

DDR4 to DDR5

DRAM memories, such as DDR4, are a workhorse for datacenter and server applications. Given the incentive to leverage greater amounts of data, the transition from DDR4 to DDR5 is seen as a greater leap in performance and density over previous DRAM generations. It is likely that the majority of future datacenters, many of which will be powering AI and communications applications, will be leveraging DDR5 memory. The main reasons for this are the predicted performance enhancements of DDR5 over DDR4. Foreseeable DDR5 advantages include:

- Higher operating frequencies and bus efficiency.
- Increased bank groups.
- Improved refresh schemes.
- Supporting features that enable reliable performance at higher operational modes.

LPDDR4 to LPDDR5

Similar to the transition to DDR5, the LPDDR4 to LPDDR5 transition is also set to boost memory bandwidth, while reducing runtime power use and utilizing features to reduce overall power consumption. Where DDR5 will be found mainly in datacenters and PCs, LPDDR5 will target edge AI applications and mobile devices where size, cost, and power are the most significant constraints. Performance and power advantages may drive LPDDR5 beyond traditional industries and applications.

GDDR5/5X to GDDR6

GDDR memory differs from DDR memory because graphics applications require very high bandwidth. GDDR5 has been around for over 10 years and is now giving ground to GDDR6. GDDR6 is the latest graphics memory standard, defining an interface speed up to 16 Gb/s/pin, which enables a bandwidth of 64GB/s per chip. This significant increase in bandwidth not only enables the next generation of graphics applications but is proving to be a near term solution to bandwidth hungry AI applications like image classification and speech recognition.

Near Memory: HBM/HMC to HBM2/HBM2E

High bandwidth memory (HBM) and hybrid memory cube (HMC) are 3D DRAM technologies designed to overcome the memory bandwidth bottleneck of 2D DRAM technologies. With up to 8 DRAM chips and a special interface chip stacked using through silicon via (TSV) technology, HBM enables extremely high bandwidth by providing a very wide memory interface to the host processor (typically an ASIC, GPU, or FPGA). HBM memories also benefit from lower power consumption and a smaller footprint than 2D DRAM solutions, but these benefits come at a cost premium due to the unique manufacturing process and additional silicon required.

The latest generation of HBM (HBM2E) features increased bandwidth of up to 410 GB/s and up to 16GB density.

It is likely that AI applications with the greatest need for near-memory bandwidth, speed, and compact footprint will leverage HBM2E memory. This could include complex AI training and critical inference applications that require the utmost in performance.



Conclusion

Although current AI systems are in the early development, prototype, and proof-of-concept phases, the next few years will experience the birth of mainstream AI in industrial systems. These upcoming AI systems will be the decision making and analysis services in cloud systems, at the edge, and those serving the critical networking operations in-between. AI solutions have traditionally focused on compute capability and now realize that architects must design AI systems with memory and storage in mind. The next generation of memory and storage technologies are key to alleviating the bandwidth, latency, density, power, and cost bottlenecks which would otherwise limit future AI applications.

micron.com

©2019 Micron Technology, Inc. All rights reserved. All information herein is provided on as "AS IS" basis without warranties of any kind, including any implied warranties, warranties of merchantability or warranties of fitness for a particular purpose. Micron, the Micron logo, and all other Micron trademarks are the property of Micron Technology, Inc. All other trademarks are the property of their respective owners. No hardware, software or system can provide absolute security and protection of data under all conditions. Micron assumes no liability for lost, stolen or corrupted data arising from the use of any Micron product, including those products that incorporate any of the mentioned security features. Products are warranted only to meet Micron's production data sheet specifications. Products, programs and specifications are subject to change without notice. Dates are estimates only. Rev. A 2/19 CCM004-676576390-11239

