Our high-density, very low profile (VLP) Mini-DIMMs significantly boost overall telecom, networking, and computing blade server memory capacities and are compatible with the ATCA standard.
Very Low Profile Modules for Networking
At the heart of these modules is some of the world’s most advanced DRAM technology—designed so that your router, hub, switch, or bridge can be faster, smaller, and much more reliable. In fact, the VLP Mini-DIMM is specifically made for networking. And Micron was the first memory maker to offer the VLP Mini-DIMMs that are now an industry standard.
Since they can be stacked vertically, they significantly improve airflow and reduce thermal power consumption. But you don't have to sacrifice performance to get these savings; our VLP Mini-DIMMs are innovative, reliable, high-bandwidth solutions that are compatible with existing sockets.
ATCA Compliant
The standard for DDR3 VLP DIMMs is 18.75mm, which could cause conflicts for some ATCA systems. But our DDR3 VLP Mini-DIMMs keep the height at just 17.9mm, so they’ll still fit slots in ATCA designs.
ECC for Excellent Data Integrity
All of our VLP Mini-DIMMs feature built-in ECC to ensure reliably high data integrity. Registered versions also include address parity, which provides additional performance for systems where data accuracy is especially critical. Address parity is supported by some controllers and goes a step further than ECC by allowing the system designer to verify the accuracy of the address lines to the module.
Industry-Leading Quality
We develop and build high-quality networking modules, managing the module manufacturing process from beginning to end. We design with leading-edge DRAM and work with board makers and industry organizations. We carefully test components, packaging, and modules. Our involvement at every stage of memory development and manufacture ensures you'll consistently receive top-quality VLP Mini-DIMMs.
Features
Benefits
Wide Density Range
With many density choices in a small form factor, you can build powerful devices with a small footprint
Flexible Configuration
Available as registered or unbuffered* in single- or dual-rank configurations (*UDIMMs in DDR3 only)
ECC
ECC bits to support error handling and correction for increased data reliability
Optional PLL and Buffer
Reduces the load on the memory controller, which ensures signal integrity and enables the system to accommodate the maximum number of modules
Simulation Models
Our convenient thermal and electrical simulation models are available online for easy download
Thermal Applications:
Defines a general method and criteria for measuring and ensuring that Micron components and modules do not exceed the maximum allowable temperature
TN-00-08
5/2010
258KB
Recommended Soldering Parameters:
Defines the recommended soldering techniques and parameters for
Micron Technology, Inc., products.
Understanding Signal Integrity:
Describes how memory design, test, and verification tools can be used to the greatest advantage, from conception of a new product through end of life
TN-00-20
12/2009
2MB
Memory Module Serial Presence-Detect:
Describes how SPD is essential in helping to standardize the configuration, timing, and manufacturing information of memory modules
ESD Precautions for Die/Wafer Handling and Assembly:
Describes the benefits of controlling ESD in the workplace, including higher yields and improved
quality and reliability, resulting in reduced manufacturing costs.
Environmental Programs:
Describes the environmental programs at Micron, including air quality, pollution prevention, reclamation and reuse, and waste recycling and reduction.
Moisture Absorption in Plastic Packages:
Describes shipping procedures for preventing memory devices from absorbing moisture and recommendations for baking devices exposed to excessive moisture
Please Note: To view Secure Documents () please log in or click on a secured document to request access.
Can Vtt and Vref be supplied by the same supply in my system design?
With proper decoupling this can be an acceptable design. However, Micron recommends ensuring all supplies are separated. Vref tends to have more noise on it because it supplies signals that are regularly switching. A robust design would typically not connect these supplies due to the possibility of introducing this noise onto the Vtt plane which should be as stable as possible. Additionally, Vref requires much less current than Vtt.
Is there a set of trace lengths and routing rules that are standard for use when designing a system that uses a specific module technology and form factor?
No. A robust memory subsystem design that includes the use of 1 or more memory modules must be simulated in order to determine the optimum trace lengths, terminations. However, our design guides such as TN-47-01 and TN-41-08 have some best practices and design examples based on some typical system assumptions. This information is not meant to be the only way your system can be designed. It is a starting point and moreover an example of the steps used to determine the best design for your system.
We recently completed our acquisition of Numonyx, bringing together decades of engineering innovation and one of the richest portfolios of memory solutions to give our customers choice and flexibility.
We look forward to the opportunities this acquisition brings. In fact we’re already hard at work to integrate the products, support, and technical information on our Website — so if you’re looking for information or support for Numonyx products, just use the "Navigate Numonyx" tab above.
) please